Abstract: A direct digital frequency synthesiser using a new decomposition method without the large sine ROM table is presenled. To improve its operating frcquency a pipeline structure has been utilised. It hac been fabricated in a 0 . 6~ single-poly double-nielal (SPDM) CMOS process arid its core arm is 0.95 x l.lmm2. The maximum opcrating frequency is 85MHz. For a lOMHz sinusoidal output, the phase noise is -114dBc/Hz at an offset frequency of 10kHz. The measured SNR is 60.77dB and worst case spurious is 47.6dBc. Its power dissipation is 80mW at 80MHz under the 5 v SLlpply.
Introduction
A frequency synthesiser is one of the important building blocks for wireless communication. There are two major methods of coherent frequency synthesis. direct and indirect [I] . The indirect methods are primarily phase-locked loop (PLL)-based. Direct digital frequency synthesiscr (DDFS) methods can have iiiaiiy important advantages over the PLL-based methods, including sinaller frequency resolution. fast and phase-continuous freq uency switching a i d excellent tcnipcrature and ageing slability etc.
However. DDFS mcthods inay require larger chip area and power consumption. Most DDFSs use the sine table look-LIP inethod [24] . This method requires a largc ROM to store the sinusoidal samples. although many improved methods [3 71 utilise the symnietrical propcrty and trigononictric dccoiiiposition of the sine function to rcducc thc ROM size. In addition, soinc other methods such as the Taylor series approximation [8], CORDIC algorithm [9] and residuc number [ 101 computation methods have also been presciitcd to iniplemenl the direct digital frcquency syithesiser. The Taylor series approximation mcthod iiceds three small-sizc ROMs and large computing complexity for inultiplicatioii and the powcr dissipation will be large for high frequency sine wavc synthesis. The CORDTC method can reduce the required ROM size cfficiently. but the computation coniplexity is also largc. The residue miinher method does not need any multiplication, but many small ROMS and a residue numbcr system lo biilary conversion circuit are rcquircd. In this paper. iiew decoinposition a i d pipeline methods are used to create a DDFS without large siiic ROM tables. It has the following advantagcs: no multiplication. no large sine ROM, low computation complexity and low power dissipation. 
where x is the output of the phase accumulator. According to the required signal-to-noise ratio (> 60dB), a 14-bit address word at the output of the phase accumulator and 10-bit outputs for (he IIAC are needed. For the coarse [unction as shown in Fig. 1 . a quarter-wave sine waveform with the amplitude of 4095 is divided into eight sections with the magnitude of cvery sation being the exponent of 2 (i.e. 39 = 512). If the sinc fuaction is expressed in binary form, thc first thrcc most significant bits just represent the coarse hnction ,fl.x) and the remaining bits are the line function &Y). Onc of advantages for this kind of decomposition is that the coarse aiid fine functions are indcpendent and the output of sin x can be obtained without extra adders to sum fix) and g ( x ) . Moreover, according to Table 1 , depending on the value of the output bits of the phase accumulator, ,fix) can be implemented using only some combinational logic gates. For example, if x falls within the interval of [0, 3261 (the 0th section in Table l) , the three most significant bits will be 000. In fact, only 75 gate counts are needed to realisefix) in thi? DDS. The approximation of the fine function g(x) can be described as follows: form the 0th section to the fifth section of the fine function, single straight-line segments with different slope factors u,(i = 0 -5) can be used to approximate g(x) as shown in Fig. 2a and the error can be 142 limited within 0 -7. In this way, g(x) can be implemented using only adders and multiplexers without multipliers. However, if a single straight line is used to approach the ideal curve in the sixth and seventh sections, the error will be larger. Therefore, two line segments and four line segments are employed in the sixth and seventh sections as shown in Figs. 2h and c, respectively, to keep the error below seven. The fine function, g(x) = ai ax ~ hi for every section i, has been calculated and optimised by Matkab [l I] and they are listed in Table 2 . Therefore the sin function sin x, can be rewritten as
where ai and hi are the coefficients listed in Table 2 and ci is the output of the coarse function listed in Table 1 and i is the section number. To see how operation of eqn. 2, one may rewrite it as where A; = ui: C, = ci and Di = 1 + the complement of hi.
Investigating the slope factors a; in Table 2 , one can find that the number of '1's for the slope factor ai is no more than four. Thus the operation of ui.x can be implemented wilh three adders and four shift operations but no multipliers, as shown in Fig. 3 . For example, in Section 2, the f i e function can be approximated as S ( X ) = (1.43750~-939)10=(1.0111 0~) 2 + 3 1 5 6 1 0 = ((x+ : ) + (i + 2)) +315610 (4) 16 2 where thc subscripts 10 and 2 denotc that the numbers are represented by decimal and binary, respectively. According to eqn. 4, the multiplication of U, and x can be realised by applying four shift operations to x and three adders. The constant can also be realised by combinational logic gates. Since the number of the slope coefficients U, cxpressed in terms of binary bits is no more than four, the fine function g(x) can be realised by four addcrs and four shift opera- Based on this decomposition method, the proposed DDFS has been designed as shown in Fig. 4 . To further improve the speed of this DDFS, a pipeline structure is adopted. The whole structure is divided into four parts. The first part includes the 16-bit phase accumulator and some logic circuits to initiate the orthogonal operation. In this DDFS, logic circuits are used to detect the moment at which the sine signal goes through the positive 90". Once it goes through go", a flag signal is pulled high as shown in Fig. 5 . This flag signal can be used to initiate the other DDFS to provide the quadrature output. The second part realises the coarse function according to and fourth parts realise the fine function and output thc digital sinusoidal signal using the 1's complement adder. The 16-bit adder employed in the phase accumulator is the so-called carry select adder [12, 131. To estimate the delay time in each part of the proposed DDFS, the Synopsys tool [14] is utilised. For example, the calculated delay time for the 16-bit carry select adder in the phase accumulator is about 5.311s. The remaining components have also been calculated as listed in Table 3 . After the post simulations, the estimated maximum operating frcquency can be over 100MHz. 
Experimental results
The proposed circuit has been realised by using 0 . 6~ standard cells [15] CMOS process. The photograph of this chip is shown in Fig. 6 . A commercial DAC (AD9721) [I61 is used to obtain the analogue output waveform. The measured peifoiniance of the DDFS is listed in Table 4 Thc tranbistor count used in this DDFS is 11721 and its core area is 0.95 x 1.10m" (excluding pads). The maximum operation frequency is 85MHz. Its power consumption against the clock frequency is shown in Fig. 7 . Fig. 8 shows the measured SNR against operating clock frequency. A typical spcctrum of the DAC output at l0MHz is shown in Fig. 9 whcrc the second haiiiioiiic distortion is -85.84 dBc and the phase noise is I14dBciHz at an o f k t frcquency of 10kHz. A pipeline DDFS using a new sine function decomposition method has been presented and fabricated in a 0 . 6~ SPDM CMOS process. Using the proposed decomposition inethod the pipeline DDFS without the sine ROM table ha? been realised. The cxperimental results clearly demonstrate the satisfactory pcrformance of the proposed DDFS.
